

Figure 1





Figure 3






Figure 4




Figure 5




Figure 6

Figure 7





Figure 8



The figure consists of two parts: a block diagram and a circuit schematic.

Block Diagram: The central component is the "Digital Control" block. It has several inputs and outputs:

- Inputs:** "Counter+", "Counter-", "Counters", and "Reset".
- Outputs:** "Counter+ ReadOut", "Counter- ReadOut", "Binary Stream", and "Comparator Reset" (two outputs).
- Internal/Associated Blocks:** "Calibration data for Cref+", "Calibration data for Cref-", and "Lookup Table".

 The "Counter+" and "Counter-" blocks are connected to the "Digital Control" block via "Counter+ Enable" and "Counter- Enable" signals. The "Counters" signal is sent to both counters. The "Reset" signal is sent to both counters. The "Counter+ ReadOut" and "Counter- ReadOut" signals are sent to the "Digital Control" block. The "Calibration data for Cref+" and "Calibration data for Cref-" blocks are connected to the "Digital Control" block. The "Lookup Table" is connected to the "Digital Control" block and outputs the "Binary Stream".

Circuit Schematic: The schematic shows the input stage of the ADC. It consists of two differential pairs of transistors. The left pair has transistors T1+, T2+, T3+, T4+, and T5+. The right pair has transistors T1-, T2-, T3-, T4-, and T5-. The input signal $V_{in}(t)$ is applied to the gates of T2+ and T2-. The reference voltage V_{ref+} is applied to the gates of T1+ and T1-. The reference voltage V_{ref-} is applied to the gates of T1- and T1-. The gates of T3+ and T3- are connected to a common-mode feedback node. The gates of T4+ and T4- are connected to a common-mode feedback node. The gates of T5+ and T5- are connected to a common-mode feedback node. The output nodes are connected to the "Counter+" and "Counter-" blocks via capacitors Cref+ and Cref-.




Figure 11





Figure 12

Figure 13






Figure 14

The timing diagram illustrates the operation of the AD7714 ADC. It shows the relationship between the input voltage $V_{in}(t)$, the reference voltages V_{ref} , $V_{Cref(1)}$, $V_{Cref(2)}$, and $V_{Cref(3)}$, and the digital outputs over time. The digital outputs include the Counter Enable, Counter Reset, Internal Counter Clock Cycles, and the Counter ReadOut (000, 010, 000, 000, 100, 000, 000, 011). The diagram is divided into three sections: the first section shows the input voltage and reference voltages; the second section shows the Counter Enable, Counter Reset, and Internal Counter Clock Cycles; the third section shows the Counter ReadOut values.

Figure 16





Figure 17



200522805

Figure 18

